ENGINEERING A COMPILER

SECOND EDITION -





Keith D. Cooper & Linda Torczon

In Praise of Engineering a Compiler Second Edition

Compilers are a rich area of study, drawing together the whole world of computer science in one, elegant construction. Cooper and Torczon have succeeded in creating a welcoming guide to these software systems, enhancing this new edition with clear lessons and the details you simply must get right, all the while keeping the big picture firmly in view. Engineering a Compiler is an invaluable companion for anyone new to the subject.

Michael D. Smith

Dean of the Faculty of Arts and Sciences John H. Finley, Jr. Professor of Engineering and Applied Sciences, Harvard University

The Second Edition of Engineering a Compiler is an excellent introduction to the construction of modern optimizing compilers. The authors draw from a wealth of experience in compiler construction in order to help students grasp the big picture while at the same time guiding them through many important but subtle details that must be addressed to construct an effective optimizing compiler. In particular, this book contains the best introduction to Static Single Assignment Form that I've seen.

> Jeffery von Ronne Assistant Professor Department of Computer Science The University of Texas at San Antonio

Engineering a Compiler increases its value as a textbook with a more regular and consistent structure, and with a host of instructional aids: review questions, extra examples, sidebars, and marginal notes. It also includes a wealth of technical updates, including more on nontraditional languages, real-world compilers, and nontraditional uses of compiler technology. The optimization material—already a signature strength—has become even more accessible and clear.

Michael L. Scott Professor Computer Science Department University of Rochester Author of *Programming Language Pragmatics*

Keith Cooper and Linda Torczon present an effective treatment of the history as well as a practitioner's perspective of how compilers are developed. Theory as well as practical real world examples of existing compilers (i.e. LISP, FORTRAN, etc.) comprise a multitude of effective discussions and illustrations. Full circle discussion of introductory along with advanced "allocation" and "optimization" concepts encompass an effective "life-cycle" of compiler engineering. This text should be on every bookshelf of computer science students as well as professionals involved with compiler engineering and development.

David Orleans Nova Southeastern University

About the Authors

Keith D. Cooper is the Doerr Professor of Computational Engineering at Rice University. He has worked on a broad collection of problems in optimization of compiled code, including interprocedural data-flow analysis and its applications, value numbering, algebraic reassociation, register allocation, and instruction scheduling. His recent work has focused on a fundamental reexamination of the structure and behavior of traditional compilers. He has taught a variety of courses at the undergraduate level, from introductory programming through code optimization at the graduate level. He is a Fellow of the ACM.

Linda Torczon, Senior Research Scientist, Department of Computer Science at Rice University, is a principal investigator on the Platform-Aware Compilation Environment project (PACE), a DARPA-sponsored project that is developing an optimizing compiler environment which automatically adjusts its optimizations and strategies to new platforms. From 1990 to 2000, Dr. Torczon served as executive director of the Center for Research on Parallel Computation (CRPC), a National Science Foundation Science and Technology Center. She also served as the executive director of HiPerSoft, of the Los Alamos Computer Science Institute, and of the Virtual Grid Application Development Software Project (VGrADS).



Engineering a Compiler Second Edition



Keith D. Cooper

Linda Torczon

Rice University Houston, Texas



GIFT OF THE ASIA FOUNDATION NOT FOR RE-SALE

QUÀ TẶNG CỦA QUỸ CHÂU Á KHÔNG ĐƯỢC BÁN LẠI



AMSTERDAM • BOSTON • HEIDELBERG • LONDON NEW YORK • OXFORD • PARIS • SAN DIEGO SAN FRANCISCO • SINGAPORE • SYDNEY • TOKYO

Morgan Kaufmann Publishers is an imprint of Elsevier



Acquiring Editor: Todd Green Development Editor: Nate McFadden **Project Manager: Andre Cuello** Designer: Alisa Andreola

Cover Image: "The Landing of the Ark," a vaulted ceiling-design whose iconography was narrated, designed, and drawn by John Outram of John Outram Associates, Architects and City Planners, London, England. To read more visit www.johnoutram.com/rice.html.

Morgan Kaufmann is an imprint of Elsevier. 30 Corporate Drive, Suite 400, Burlington, MA 01803, USA

Copyright © 2012 Elsevier, Inc. All rights reserved.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording, or any information storage and retrieval system, without permission in writing from the publisher. Details on how to seek permission, further information about the Publisher's permissions policies and our arrangements with organizations such as the Copyright Clearance Center and the Copyright Licensing Agency, can be found at our website: www.elsevier.com/permissions.

This book and the individual contributions contained in it are protected under copyright by the Publisher (other than as may be noted herein).

Notices

Knowledge and best practice in this field are constantly changing. As new research and experience broaden our understanding, changes in research methods or professional practices may become necessary. Practitioners and researchers must always rely on their own experience and knowledge in evaluating and using any information or methods described herein. In using such information or methods they should be mindful of their own safety and the safety of others, including parties for whom they have a professional responsibility.

To the fullest extent of the law, neither the Publisher nor the authors, contributors, or editors, assume any liability for any injury and/or damage to persons or property as a matter of products liability, negligence or otherwise, or from any use or operation of any methods, products, instructions, or ideas contained in the material herein.

Library of Congress Cataloging-in-Publication Data

Application submitted

British Library Cataloguing-in-Publication Data

A catalogue record for this book is available from the British Library.

ISBN: 978-0-12-088478-0

For information on all Morgan Kaufmann publications visit our website at www.mkp.com

Printed in the United States of America 11 12 13 14 10 9 8 7 6 5 4 3 2

Working together to grow libraries in developing countries

www.elsevier.com	www.booka	id.org	www.sabre.org
ELSEVIER	BOOK AID	Sabre	Proundation

International

About the Cover

The cover of this book features a portion of the drawing, "The Landing of the Ark," which decorates the ceiling of Duncan Hall at Rice University. Both Duncan Hall and its ceiling were designed by British architect John Outram. Duncan Hall is an outward expression of architectural, decorative, and philosophical themes developed over Outram's career as an architect. The decorated ceiling of the ceremonial hall plays a central role in the building's decorative scheme. Outram inscribed the ceiling with a set of significant ideas—a creation myth. By expressing those ideas in an allegorical drawing of vast size and intense color, Outram created a signpost that tells visitors who wander into the hall that, indeed, this building is not like other buildings.

By using the same signpost on the cover of *Engineering a Compiler*, the authors intend to signal that this work contains significant ideas that are at the core of their discipline. Like Outram's building, this volume is the culmination of intellectual themes developed over the authors' professional careers. Like Outram's decorative scheme, this book is a device for communicating ideas. Like Outram's ceiling, it presents significant ideas in new ways.

By connecting the design and construction of compilers with the design and construction of buildings, we intend to convey the many similarities in these two distinct activities. Our many long discussions with Outram introduced us to the Vitruvian ideals for architecture: commodity, firmness, and delight. These ideals apply to many kinds of construction. Their analogs for compiler construction are consistent themes of this text: function, structure, and elegance. Function matters; a compiler that generates incorrect code is useless. Structure matters; engineering detail determines a compiler's efficiency and robustness. Elegance matters; a well-designed compiler, in which the algorithms and data structures flow smoothly from one pass to another, can be a thing of beauty.

We are delighted to have John Outram's work grace the cover of this book.

Duncan Hall's ceiling is an interesting technological artifact. Outram drew the original design on one sheet of paper. It was photographed and scanned at 1200 dpi yielding roughly 750 MB of data. The image was enlarged to form 234 distinct 2×8 foot panels, creating a 52×72 foot image. The panels were printed onto oversize sheets of perforated vinyl using a 12 dpi acrylicink printer. These sheets were precision mounted onto 2×8 foot acoustic tiles and hung on the vault's aluminum frame.

Contents

About the A	Author	rs	iv
About the C	Cover		viii
Preface			xix
CHAPTER 1	Over	view of Compilation	1
CHAFTER I	over	view of compliation	
	1.1	Introduction	1
	1.2	Compiler Structure	6
	1.3	Overview of Translation	9
		1.3.1 The Front End	10
		1.3.2 The Optimizer	14
		1.3.3 The Back End	15
	1.4	Summary and Perspective	21
		Chapter Notes	22
		Exercises	23
CHAPTER 2	Scan	ners	25
	2.1	Introduction	25
	2.2	Recognizing Words	27
		2.2.1 A Formalism for Recognizers	29
		2.2.2 Recognizing More Complex Words	31
	2.3	Regular Expressions	34
		2.3.1 Formalizing the Notation	35
		2.3.2 Examples	36
		2.3.3 Closure Properties of REs	39
	2.4	From Regular Expression to Scanner	42
		2.4.1 Nondeterministic Finite Automata	43
		2.4.2 Regular Expression to NFA: Thompson's	
		Construction	45
		2.4.3 NFA to DFA: The Subset Construction	47
		2.4.4 DFA to Minimal DFA: Hopcroft's Algorithm	53
		2.4.5 Using a DFA as a Recognizer	57
	2.5	Implementing Scanners	59
		2.5.1 Table-Driven Scanners	60
		2.5.2 Direct-Coded Scanners	65
		2.5.3 Hand-Coded Scanners	69
		2.5.4 Handling Keywords	72

X Contents

2.6	Advanced Topics	74
	2.6.1 DFA to Regular Expression	74
	2.6.2 Another Approach to DFA Minimization:	
	Brzozowski's Algorithm	75
	2.6.3 Closure-Free Regular Expressions	77
2.7	Chapter Summary and Perspective	78
	Chapter Notes	78
	Exercises	80
CHAPTER 3 Pars	iers	83
3.1	Introduction	83
3.2	Expressing Syntax	85
	3.2.1 Why Not Regular Expressions?	85
	3.2.2 Context-Free Grammars	86
	3.2.3 More Complex Examples	89
	3.2.4 Encoding Meaning into Structure	92
	3.2.5 Discovering a Derivation for an Input String	95
3.3	Top-Down Parsing	96
	3.3.1 Transforming a Grammar for Top-Down Parsing	98
	3.3.2 Top-Down Recursive-Descent Parsers	108
	3.3.3 Table-Driven LL(1) Parsers	110
3.4	Bottom-Up Parsing	116
	3.4.1 The LR(1) Parsing Algorithm	118
	3.4.2 Building LR(1) Tables	124
	3.4.3 Errors in the Table Construction	136
3.5	Practical Issues	141
	3.5.1 Error Recovery	141
	3.5.2 Unary Operators	142
	3.5.3 Handling Context-Sensitive Ambiguity	143
	3.5.4 Left versus Right Recursion	144
3.6	Advanced Topics	147
	3.6.1 Optimizing a Grammar	148
	3.6.2 Reducing the Size of LR(1) Tables	150
3.7	Summary and Perspective	155
	Chapter Notes	156
	Exercises	157
		1.57

Conte	ext-Sensitive Analysis	. 16
4.1	Introduction	. 16
4.2	An Introduction to Type Systems	. 16
	4.2.1 The Purpose of Type Systems	. 16:
	4.2.2 Components of a Type System	. 170
4.3	The Attribute-Grammar Framework	. 182
	4.3.1 Evaluation Methods	180
	4.3.2 Circularity	187
	4.3.3 Extended Examples	187
	4.3.4 Problems with the Attribute-Grammar Approach	194
4.4	Ad Hoc Syntax-Directed Translation	198
	4.4.1 Implementing Ad Hoc Syntax-Directed Translation	199
	4.4.2 Examples	2.02
4.5	Advanced Topics	211
4.5	4.5.1 Harder Problems in Type Inference	211
	4.5.2 Changing Associativity	213
4.6	Summary and Despective	215
4.0	Chapter Notes	216
	Exercises	217
	Exercises	
Inter	mediate Representations	221
		221
5.1	Introduction	221
	5.1.1 A Taxonomy of Intermediate Representations	225
5.2	Graphical IRs	220
	5.2.1 Syntax-Related Trees	220
	5.2.2 Graphs	230
5.3	Linear IRs	235
	5.3.1 Stack-Machine Code	237
	5.3.2 Inree-Address Code	238
	5.3.3 Representing Linear Codes	241
= 4	5.5.4 Building a Control-1 low Graph from a Enfour Code to	243
5.4	5.4.1 Naming Temporary Values	244
	5.4.2 Static Single-Assignment Form	246
	5.4.3 Memory Models	250
	5,110 1121107 11222	
	Conte 4.1 4.2 4.3 4.3 4.4 4.5 4.6 1nter 5.1 5.2 5.3 5.4	Context-Sensitive Analysis 4.1 Introduction 4.2 An Introduction to Type Systems 4.2.1 The Purpose of Type Systems 4.2.2 Components of a Type System 4.3 The Attribute-Grammar Framework 4.3.1 Evaluation Methods 4.3.2 Circularity 4.3.3 Extended Examples 4.3.4 Problems with the Attribute-Grammar Approach 4.4 Ad Hoc Syntax-Directed Translation 4.4.1 Implementing Ad Hoc Syntax-Directed Translation 4.4.2 Examples 4.5 Advanced Topics 4.5.1 Harder Problems in Type Inference 4.5.2 Changing Associativity 4.6 Summary and Perspective Chapter Notes Exercises Intermediate Representations 5.1 5.1 Introduction 5.1.1 A Taxonomy of Intermediate Representations 5.2 Graphical IRs 5.2.1 Syntax-Related Trees 5.2.2 Graphs 5.3 Linear IRs 5.3.1 Stack-Machine Code

5.0	Symbol Tables	. 253
5.5		. 254
	5.5.1 Hash Tables	. 255
	5.5.2 Building a Symbol Table	. 256
	5.5.3 Handling Nested Scopes	. 261
	5.5.4 The Many Uses for Symbol Tables	. 263
	5.5.5 Other Uses for Symbol Table Technology	264
5.6	Summary and Perspective	264
	Chapter Notes	265
	Exercises	. 200
CHAPTER 6 The	Procedure Abstraction	. 269
6.1	Introduction	. 269
6.2	Procedure Calls	. 272
6.3	Name Spaces	. 276
	6.3.1 Name Spaces of Algol-like Languages	. 276
	6.3.2 Runtime Structures to Support Algol-like	
	Languages	280
	6.3.3 Name Spaces of Object-Oriented Languages	285
	6.3.4 Runtime Structures to Support Object-Oriented	
	Languages	290
6.4	Communicating Values Between Procedures	297
	6.4.1 Passing Parameters	297
	6.4.2 Returning Values	301
	6.4.3 Establishing Addressability	301
6.5	Standardized Linkages	308
6.6	Advanced Topics	312
	6.6.1 Explicit Heap Management	313
	6.6.2 Implicit Deallocation	317
6.7	Summary and Perspective	322
	Chapter Notes	323
	Exercises	324
CHAPTER 7 Cod	e Shape	331
7.1	Introduction	331
7.2	Assigning Storage Locations	334
	7.2.1 Placing Runtime Data Structures	335
	7.2.2 Layout for Data Areas	336
	7.2.3 Keeping Values in Registers	340
7.3	Arithmetic Operators	342
	7.3.1 Reducing Demand for Registers	344

		7.3.2 Accessing Parameter Values	345
		7.3.3 Function Calls in an Expression	347
		7.3.4 Other Arithmetic Operators	348
		7.3.5 Mixed-Type Expressions	348
		7.3.6 Assignment as an Operator	349
	7.4	Boolean and Relational Operators	350
		7.4.1 Representations	351
		7.4.2 Hardware Support for Relational Operations	353
	7.5	Storing and Accessing Arrays	359
		7.5.1 Referencing a Vector Element	359
		7.5.2 Array Storage Layout	361
		7.5.3 Referencing an Array Element	362
		7.5.4 Range Checking	367
	7.6	Character Strings	369
		7.6.1 String Representations	370
		7.6.2 String Assignment	370
		7.6.3 String Concatenation	372
		7.6.4 String Length	373
	7.7	Structure References	374
		7.7.1 Understanding Structure Layouts	375
		7.7.2 Arrays of Structures	376
		7.7.3 Unions and Runtime Tags	377
		7.7.4 Pointers and Anonymous Values	378
	7.8	Control-Flow Constructs	380
		7.8.1 Conditional Execution	381
		7.8.2 Loops and Iteration	384
		7.8.3 Case Statements	388
	7.9	Procedure Calls	392
		7.9.1 Evaluating Actual Parameters	393
		7.9.2 Saving and Restoring Registers	394
	7.10	Summary and Perspective	396
		Chapter Notes	397
		Exercises	398
CHAPTER 8	Intro	duction to Optimization	405
	8 1	Introduction	405
	8.2	Background	403
	0.2	8.2.1 Examples	407
		8.2.2 Considerations for Optimization	400
		8.2.3 Opportunities for Optimization	412
		6.2.5 Opportunities for Optimization	413

			41/
	8.3	Scope of Optimization	420
	8.4	Local Optimization	420
		8.4.1 Local Value Numbering	428
		8.4.2 Tree-Height Balancing	437
	8.5	Regional Optimization	437
		8.5.1 Superlocal Value Numbering	441
		8.5.2 Loop Unrolling	445
	8.6	Global Optimization	
		8.6.1 Finding Uninitialized Variables with Live	445
		Information	451
		8.6.2 Global Code Placement	457
	8.7	Interprocedural Optimization	458
		8.7.1 Inline Substitution	462
		8.7.2 Procedure Placement	402
		8.7.3 Compiler Organization for Interprocedural	167
		Optimization	407
	8.8	Summary and Perspective	409
		Chapter Notes	470
		Exercises	4/1
CHAPTER 9	Data-	Flow Analysis	4/5
	9.1	Introduction	475
	9.2	Iterative Data-Flow Analysis	477
		9.2.1 Dominance	478
		9.2.2 Live-Variable Analysis	482
		9.2.3 Limitations on Data-Flow Analysis	487
		9.2.4 Other Data-Flow Problems	490
	9.3	Static Single-Assignment Form	495
		9.3.1 A Simple Method for Building SSA Form	496
		9.3.1 A Simple Method for Building SSA Form9.3.2 Dominance Frontiers	496 497
		 9.3.1 A Simple Method for Building SSA Form 9.3.2 Dominance Frontiers 9.3.3 Placing φ-Functions 	496 497 500
		 9.3.1 A Simple Method for Building SSA Form 9.3.2 Dominance Frontiers 9.3.3 Placing φ-Functions 9.3.4 Renaming 	496 497 500 505
		 9.3.1 A Simple Method for Building SSA Form 9.3.2 Dominance Frontiers 9.3.3 Placing φ-Functions 9.3.4 Renaming 9.3.5 Translation Out of SSA Form 	496 497 500 505 510
		9.3.1 A Simple Method for Building SSA Form9.3.2 Dominance Frontiers9.3.3 Placing ϕ -Functions9.3.4 Renaming9.3.5 Translation Out of SSA Form9.3.6 Using SSA Form	496 497 500 505 510 515
	9.4	 9.3.1 A Simple Method for Building SSA Form 9.3.2 Dominance Frontiers 9.3.3 Placing φ-Functions 9.3.4 Renaming 9.3.5 Translation Out of SSA Form 9.3.6 Using SSA Form Interprocedural Analysis 	496 497 500 505 510 515 519
	9.4	9.3.1 A Simple Method for Building SSA Form 9.3.2 Dominance Frontiers 9.3.3 Placing ϕ -Functions 9.3.4 Renaming 9.3.5 Translation Out of SSA Form 9.3.6 Using SSA Form Interprocedural Analysis 9.4.1 Call-Graph Construction	496 497 500 505 510 515 519 520
	9.4	 9.3.1 A Simple Method for Building SSA Form 9.3.2 Dominance Frontiers 9.3.3 Placing φ-Functions 9.3.4 Renaming 9.3.5 Translation Out of SSA Form 9.3.6 Using SSA Form Interprocedural Analysis 9.4.1 Call-Graph Construction 9.4.2 Interprocedural Constant Propagation 	496 497 500 505 510 515 519 520 522
	9.4	9.3.1 A Simple Method for Building SSA Form 9.3.2 Dominance Frontiers 9.3.3 Placing ϕ -Functions 9.3.4 Renaming 9.3.5 Translation Out of SSA Form 9.3.6 Using SSA Form Interprocedural Analysis 9.4.1 Call-Graph Construction 9.4.2 Interprocedural Constant Propagation Advanced Topics	496 497 500 505 510 515 519 520 522 526
	9.4 9.5	 9.3.1 A Simple Method for Building SSA Form 9.3.2 Dominance Frontiers 9.3.3 Placing φ-Functions 9.3.4 Renaming 9.3.5 Translation Out of SSA Form 9.3.6 Using SSA Form 9.3.6 Using SSA Form Interprocedural Analysis 9.4.1 Call-Graph Construction 9.4.2 Interprocedural Constant Propagation Advanced Topics 9.5.1 Structural Data-Flow Algorithms and Reducibility 	496 497 500 505 510 515 519 520 522 526 527
	9.4 9.5	9.3.1 A Simple Method for Building SSA Form 9.3.2 Dominance Frontiers 9.3.3 Placing ϕ -Functions 9.3.4 Renaming 9.3.5 Translation Out of SSA Form 9.3.6 Using SSA Form 9.3.6 Using SSA Form Interprocedural Analysis 9.4.1 Call-Graph Construction 9.4.2 Interprocedural Constant Propagation Advanced Topics 9.5.1 Structural Data-Flow Algorithms and Reducibility 9.5.2 Speeding up the Iterative Dominance Framework	496 497 500 505 510 515 519 520 522 526 527 520

9.6 Summary and Perspective	533
Chapter Notes	534
Exercises	. 535
CHAPTER 10 Scalar Optimizations	. 539
10.1 Introduction	520
10.2 Eliminating Useless and Unreachable Code	511
10.2.1 Fliminating Useless Code	544
10.2.2 Eliminating Useless Control Flow	517
10.2.3 Eliminating Upreachable Code	. 547
10.3 Code Motion	. 550
10.3.1 Lazy Code Motion	. 331
10.3.2 Code Hoisting	. 551
10.4 Specialization	. 339
10.4.1. Toil Call Optimization	. 500
10.4.2 Leaf Call Optimization	562
10.4.3 Parameter Promotion	562
10.5 Redundancy Elimination	565
10.5.1. Value Identity versus Name Identity	565
10.5.2 Dominator-based Value Numbering	566
10.6 Enabling Other Transformations	560
10.6.1 Superblock Cloning	570
10.6.2 Procedure Cloning	571
10.6.3 Loop Unswitching	572
10.6.4 Renaming	573
10.7 Advanced Topics	575
10.7.1 Combining Optimizations	575
10.7.2 Strength Reduction	580
10.7.3 Choosing an Optimization Sequence	591
10.8 Summary and Perspective	592
Chapter Notes	593
Exercises	594
CHAPTER 11 Instruction Selection	507
	391
11.1 Introduction	597
11.2 Code Generation	600
11.3 Extending the Simple Treewalk Scheme	603
11.4 Instruction Selection via Tree-Pattern Matching	610
11.4.1 Rewrite Rules	611
11.4.2 Finding a Tiling	616
11.4.3 Tools	620

	. 621
11.5 Instruction Selection via Peephole Optimization	622
11.5.1 Peephole Optimization	629
11.5.2 Peephole Transformers	632
11.6 Advanced Topics	632
11.6.1 Learning Peephole Patterns	633
11.6.2 Generating Instruction Sequences	634
11.7 Summary and Perspective	635
Chapter Notes	637
Exercises	. 057
CHAPTER 12 Instruction Scheduling	639
12.1 Introduction	. 639
12.7 The Instruction Scheduling Problem	. 643
12.2 The instruction-scheduling Problem	. 648
12.2.2 What Makes Scheduling Hard?	. 649
12.2.2 What Makes Scheduling	. 651
12.3 1 The Algorithm	. 651
12.3.2 Scheduling Operations with Variable Delays	. 654
12.3.3 Extending the Algorithm	. 655
12.3.4 Tie Breaking in the List-Scheduling	
Algorithm	655
12.3.5 Forward versus Backward List Scheduling	656
12.3.6 Improving the Efficiency of List Scheduling	660
12.4 Regional Scheduling	661
12.4.1 Scheduling Extended Basic Blocks	661
12.4.2 Trace Scheduling	663
12.4.3 Cloning for Context	664
12.5 Advanced Topics	666
12.5.1 The Strategy of Software Pipelining	666
12.5.2 An Algorithm for Software Pipelining	670
12.6 Summary and Perspective	. 673
Chapter Notes	. 673
Exercises	. 675
CHAPTER 13 Register Allocation	679
13.1 Introduction	. 679
13.2 Background Issues	. 681
13.2.1 Memory versus Registers	. 681
13.2.2 Allocation versus Assignment	. 682
13.2.3 Register Classes	. 683
13.3 Local Register Allocation and Assignment	. 684
13.3.1 Top-Down Local Register Allocation	. 685

		13.3.2 Bottom-Up Local Register Allocation	686
		13.3.3 Moving Beyond Single Blocks	689
	13.4	Global Register Allocation and Assignment	693
		13.4.1 Discovering Global Live Ranges	696
		13.4.2 Estimating Global Spill Costs	697
		13.4.3 Interferences and the Interference Graph	699
		13.4.4 Top-Down Coloring	702
		13.4.5 Bottom-Up Coloring	704
		13.4.6 Coalescing Copies to Reduce Degree	706
		13.4.7 Comparing Top-Down and Bottom-Up	
		Global Allocators	708
		13.4.8 Encoding Machine Constraints in the	
		Interference Graph	711
	13.5	Advanced Topics	713
		13.5.1 Variations on Graph-Coloring Allocation	713
		13.5.2 Global Register Allocation over SSA Form	717
	13.6	Summary and Perspective	718
		Chapter Notes	719
		Exercises	720
APPENDIX A	ILOC		725
	A.1	Introduction	725
	A.2	Naming Conventions	727
	A.3	Individual Operations	728
		A.3.1 Arithmetic	728
		1 2 2 51 15	720
		A.3.2 Shifts	129
		A.3.2 Shifts	729
		A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations	729 729 730
	A.4	A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations	729 729 730 731
	A.4	A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax	729 729 730 731 732
	A.4	A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax A.4.2 Jumps	729 729 730 731 732 732
	A.4 A.5	A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax A.4.2 Jumps Representing SSA Form	729 729 730 731 732 732 733
	A.4 A.5	A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax A.4.2 Jumps Representing SSA Form	729 729 730 731 732 732 732 733
APPENDIX B	A.4 A.5 Data	A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax A.4.2 Jumps Representing SSA Form Structures	729 729 730 731 732 732 732 733 737
APPENDIX B	A.4 A.5 Data B.1	A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax A.4.2 Jumps Representing SSA Form Structures Introduction	729 729 730 731 732 732 732 733 737
APPENDIX B	A.4 A.5 Data B.1 B.2	A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax A.4.2 Jumps Representing SSA Form Structures Introduction Representing Sets	729 729 730 731 732 732 732 733 737 737 738
APPENDIX B	A.4 A.5 Data B.1 B.2	 A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax A.4.2 Jumps Representing SSA Form Structures Introduction Representing Sets B.2.1 Representing Sets as Ordered Lists 	729 729 730 731 732 732 732 733 737 737 738 739
APPENDIX B	A.4 A.5 Data B.1 B.2	 A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax A.4.2 Jumps Representing SSA Form Structures Introduction Representing Sets B.2.1 Representing Sets as Ordered Lists B.2.2 Representing Sets as Bit Vectors 	729 729 730 731 732 732 732 733 737 737 737 738 739 741
APPENDIX B	A.4 A.5 Data B.1 B.2	 A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax A.4.2 Jumps Representing SSA Form Structures Introduction Representing Sets B.2.1 Representing Sets as Ordered Lists B.2.2 Representing Sets as Bit Vectors B.2.3 Representing Sparse Sets 	729 729 730 731 732 732 732 733 737 737 738 739 741 741
APPENDIX B	A.4 A.5 Data B.1 B.2 B.3	 A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax A.4.2 Jumps Representing SSA Form Structures Introduction Representing Sets B.2.1 Representing Sets as Ordered Lists B.2.2 Representing Sets as Bit Vectors B.2.3 Representing Sparse Sets Implementing Intermediate Representations 	729 729 730 731 732 732 732 733 737 737 737 738 739 741 741 743
APPENDIX B	A.4 A.5 Data B.1 B.2 B.3	 A.3.2 Shifts A.3.3 Memory Operations A.3.4 Register-to-Register Copy Operations Control-Flow Operations A.4.1 Alternate Comparison and Branch Syntax A.4.2 Jumps Representing SSA Form Structures Introduction Representing Sets B.2.1 Representing Sets as Ordered Lists B.2.2 Representing Sets as Bit Vectors B.2.3 Representing Sparse Sets Implementing Intermediate Representations B.3.1 Graphical Intermediate Representations 	729 729 730 731 732 732 732 733 737 737 738 739 741 741 743 743

	B.4	Implementing Hash Tables	750
		B.4.1 Choosing a Hash Function	750
		B.4.2 Open Hashing	752
		B.4.3 Open Addressing	754
		B.4.4 Storing Symbol Records	756
		B.4.5 Adding Nested Lexical Scopes	757
	B.5	A Flexible Symbol-Table Design	760
BIBLIOGRAP	HY		765
INDEX	•••••	•••••••••••••••••••••••••••••••	187